testsuite/synth/issue937/tb_enot.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

entity tb_enot is
end tb_enot;

architecture behav of tb_enot is
  signal i : bit;
  signal x : boolean;
  signal o : bit;
begin
  dut: entity work.enot
    port map (i, x, o);

  process
  begin
    i <= '0';
    x <= false;
    wait for 1 ns;
    assert o = '0' severity failure;

    i <= '1';
    x <= false;
    wait for 1 ns;
    assert o = '1' severity failure;

    i <= '1';
    x <= True;
    wait for 1 ns;
    assert o = '0' severity failure;

    wait;
  end process;
end behav;