testsuite/synth/issue937/bnot.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

entity bnot is
    port (
        i : in bit;
        o : out bit
    );
end entity;

architecture a of bnot is
begin
  o <= not i;
end;