testsuite/synth/issue2062/repro.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

library ieee;
use ieee.std_logic_1164.all;

entity repro is port (
   a : in  std_logic_vector(5 downto 0);
   y : out std_ulogic_vector(7 downto 2));
end entity;

architecture beh of repro is
begin
  y <= to_stdulogicvector(a);
end beh;