blob: 143a893fed1d6e2e9e2b9266707de2893b6214eb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
entity tc4 is
port (
state : in bit;
o : out bit_vector(3 downto 0)
);
end entity tc4;
architecture behaviour of tc4 is
signal misc_sel : bit_vector(3 downto 0);
begin
testcase_0: process(all)
begin
misc_sel <= "0000";
if state = '0' then
misc_sel <= "0111";
else
misc_sel(3) <= '1';
end if;
o <= misc_sel;
end process;
end architecture behaviour;
|