testsuite/synth/issue1971/repro_bit_oper.vhdl


1
2
3
4
5
6
7
8

entity repro_bit_oper is
  port (x : in bit; y : out boolean);
end;

architecture a of repro_bit_oper is
begin
  y <= true when x else false;
end;