blob: 941c6ba991e5235f9ca91313ba3b2d0bcf6f6cf2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
entity tb_sub02 is
end tb_sub02;
library ieee;
use ieee.std_logic_1164.all;
architecture behav of tb_sub02 is
signal i, o : std_logic_vector(3 downto 0) := x"0";
begin
dut: entity work.sub02
port map (i => i, o => o);
process
begin
i <= x"0";
wait for 1 ns;
assert o = x"7" severity failure;
i <= x"8";
wait for 1 ns;
assert o = x"f" severity failure;
i <= x"9";
wait for 1 ns;
assert o = x"0" severity failure;
wait;
end process;
end behav;
|