blob: 8f200021214f4a86cbcdc40e240dff2351262723 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity imem2a is
generic (
IMEM_BASE : std_ulogic_vector(31 downto 0) := x"00000000"
);
port (
clk_i : in std_ulogic;
rden_i : in std_ulogic;
wren_i : in std_ulogic;
ben_i : in std_ulogic_vector(01 downto 0);
addr_i : in std_ulogic_vector(31 downto 0);
data_i : in std_ulogic_vector(15 downto 0);
data_o : out std_ulogic_vector(15 downto 0);
ack_o : out std_ulogic
);
end entity;
architecture notok of imem2a is
signal addr : std_ulogic_vector(7 downto 0);
type ram_t is array(0 to 2**8-1) of std_ulogic_vector(15 downto 0);
signal acc_en : std_ulogic;
begin
addr <= addr_i(addr'left+2 downto 2); -- word aligned
acc_en <= '1';
process(clk_i)
variable memory : ram_t;
begin
if rising_edge(clk_i) and acc_en='1' then
ack_o <= rden_i or wren_i;
if wren_i then
for x in 0 to 1 loop
if ben_i(x) then
memory(to_integer(unsigned(addr)))((x+1)*8-1 downto x*8) := data_i((x+1)*8-1 downto x*8);
end if;
end loop;
end if;
if rden_i then
data_o <= memory(to_integer(unsigned(addr)));
end if;
end if;
end process;
end architecture;
|
