blob: 8201850216d1ce9ab4b918c6a4cc2c3b7db9d4c2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.pkg.all;
entity patgen is
port (
clk : std_logic;
rst : std_logic;
bo : out bus_rec_out_t);
end patgen;
architecture behav of patgen is
signal cnt : unsigned(1 downto 0);
begin
with cnt select
bo.dat <= x"01" when "00",
x"02" when "01",
x"03" when "10",
x"05" when "11",
x"00" when others;
bo.rst <= rst;
bo.stb <= not rst;
process (clk) is
begin
if rising_edge(clk) then
if rst = '1' then
cnt <= "00";
else
cnt <= cnt + 1;
end if;
end if;
end process;
end behav;
|