path: root/testsuite/synth/issue1330/vassert.v

module vassert(input wire clk, input wire write);
  always @(posedge clk)  begin
     assert(write == 1'b0);
  end
endmodule