testsuite/synth/issue1234/issue.vhdl


1
2
3
4
5
6
7
8
9
10
11

library ieee;
use ieee.std_logic_1164.all;

entity issue is
    port (foobar : out std_logic_vector (3 downto 0));
end issue;

architecture beh of issue is
begin
    foobar <= ((foobar'range=>'0'));
end architecture;