blob: efe94ddd9dc538b0d710043b82e0cd9bc022cda4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
library ieee;
use ieee.std_logic_1164.all;
entity issue2 is
port (foo : in std_logic;
bar : out boolean);
end issue2;
architecture behav of issue2 is
begin
--bar <= true when (?? foo) else false; -- works
bar <= true when false xor (?? foo) else false;
end architecture;
|
