1 2 3 4 5 6 7 8 9 10
#! /bin/sh . ../../testenv.sh synth --expect-failure ent1.vhdl -e synth_analyze ent2 clean echo "Test successful"