testsuite/synth/issue1068/ent.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

library ieee;
use ieee.std_logic_1164.all;

entity ent is
end;

architecture a of ent is
begin
	assert false
		report "Just a note"
		severity note;

	assert false
		report "Test assertion failed"
		severity failure;
end;