blob: 346a50c3d5a942ce998dfe91da7eb672c4382f37 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
library ieee;
use ieee.std_logic_1164.all;
entity dff02 is
port (q : out std_logic;
d : std_logic;
en1 : std_logic;
en2 : std_logic;
clk : std_logic);
end dff02;
architecture behav of dff02 is
begin
process (clk) is
begin
if rising_edge (clk) and en1 = '1' then
q <= d;
end if;
end process;
end behav;
|