blob: 49b017690c7216de3248e0fdcfbd652802a40475 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
entity tb_dff09 is
end tb_dff09;
library ieee;
use ieee.std_logic_1164.all;
architecture behav of tb_dff09 is
signal clk : std_logic;
signal rst : std_logic;
signal din : std_logic_vector (3 downto 0);
signal dout : std_logic_vector (3 downto 0);
begin
dut: entity work.dff09
port map (
q => dout,
d => din,
clk => clk,
rst => rst);
process
procedure pulse is
begin
clk <= '0';
wait for 1 ns;
clk <= '1';
wait for 1 ns;
end pulse;
begin
rst <= '1';
pulse;
assert dout = x"0" severity failure;
rst <= '0';
din <= x"3";
pulse;
assert dout = x"3" severity failure;
din <= x"a";
pulse;
assert dout = x"a" severity failure;
rst <= '1';
din <= x"5";
pulse;
assert dout = x"0" severity failure;
wait;
end process;
end behav;
|
