testsuite/synth/arr01/tb_arr01.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

entity tb_arr01 is
end tb_arr01;

library ieee;
use ieee.std_logic_1164.all;

architecture behav of tb_arr01 is
  signal v : std_logic_vector(7 downto 0);
  signal h : std_logic_vector(3 downto 0);
  signal l : std_logic_vector(3 downto 0);
begin
  dut: entity work.arr01
    port map (v => v, h => h, l => l);

  process
  begin
    v <= x"e5";
    wait for 1 ns;
    assert h = x"e" severity failure;
    assert l = x"5" severity failure;
    wait;
  end process;
end behav;