testsuite/pyunit/libghdl/examples/comments/process_2.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

architecture arch of e is
  signal s, s_n : bit;
begin
  p : process (s)
    --  Comment for :p:

    -- For :v:
    variable v : boolean;
  begin
    s <= not s_n;
  end process;
end arch;