1 2 3 4 5 6 7 8 9
context work.prj; entity ent1 is end ent1; architecture behav of ent1 is signal s : std_ulogic; begin end behav;