blob: 8d11c0b42ec14f4e837b57aa6fde437cc6b42bfc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
library ieee;
use ieee.std_logic_1164.all;
entity avmm_csr is
Port (
reg_i : in std_ulogic_vector
);
end avmm_csr;
architecture rtl of avmm_csr is
begin
end rtl;
library ieee;
use ieee.numeric_std_unsigned.all;
entity dut is
end entity dut;
architecture rtl of dut is
signal int : natural;
begin
inst : entity work.avmm_csr
port map (
reg_i => to_slv(int, 2)
);
end architecture rtl;
|
