blob: 2c95e8cb3950a82e400ec0f30ea21f92d6850f8a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
#! /bin/sh
. ../../testenv.sh
export GHDL_STD_FLAGS=--std=08
analyze ent.vhdl
elab_simulate test
for t in repro1 repro2 repro3 repro4; do
analyze $t.vhdl
elab_simulate $t
done
clean
# From synthworks
analyze test_1a_unsigned_port/TestPkg.vhd
analyze test_1a_unsigned_port/Test.vhd
analyze test_1a_unsigned_port/TbTest.vhd
elab_simulate TbTest
clean
analyze test_1b_unsigned_alias/TestPkg.vhd
analyze test_1b_unsigned_alias/Test.vhd
analyze test_1b_unsigned_alias/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2a_record_subtype/TestPkg.vhd
analyze test_2a_record_subtype/Test.vhd
analyze test_2a_record_subtype/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2b_record_subtype_alias/TestPkg.vhd
analyze test_2b_record_subtype_alias/Test.vhd
analyze test_2b_record_subtype_alias/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2c_record_range_alias/TestPkg.vhd
analyze test_2c_record_range_alias/Test.vhd
analyze test_2c_record_range_alias/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2d_record_subtype_length_decl/TestPkg.vhd
analyze test_2d_record_subtype_length_decl/Test.vhd
analyze test_2d_record_subtype_length_decl/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2e_record_simple_alias/TestPkg.vhd
analyze test_2e_record_simple_alias/Test.vhd
analyze test_2e_record_simple_alias/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2f_record_constrained_alias/TestPkg.vhd
analyze test_2f_record_constrained_alias/Test.vhd
analyze test_2f_record_constrained_alias/TbTest.vhd
elab_simulate TbTest
clean
analyze test_2g_record_alias_port/TestPkg.vhd
analyze test_2g_record_alias_port/Test.vhd
analyze test_2g_record_alias_port/TbTest.vhd
elab_simulate TbTest
clean
echo "Test successful"
|
