blob: a87b25e2ecee7ca9619c3feb2ad5837036ff5f7f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.numeric_std.all;
entity muxb_121 is
port (
in_sel : in std_logic;
out_data : out std_logic;
in_data0 : in std_logic;
in_data1 : in std_logic
);
end muxb_121;
architecture augh of muxb_121 is
begin
out_data <= in_data0 when in_sel = '0' else in_data1;
end architecture;
|
