blob: 7b91164f3a98f1bd1407cbaf890b8bb4428c5e6b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
library ieee;
use ieee.std_logic_1164.all;
entity cmp_412 is
port (
eq : out std_logic;
in0 : in std_logic;
in1 : in std_logic
);
end cmp_412;
architecture augh of cmp_412 is
signal tmp : std_logic;
begin
-- Compute the result
tmp <=
'0' when in0 /= in1 else
'1';
-- Set the outputs
eq <= tmp;
end architecture;
|
