testsuite/gna/issue2396/tb_freq.vhdl


1
2
3
4
5
6
7
8
9
10

use work.frequency.all;

entity tb_freq is
  port (clk : inout bit);
end;

architecture behav of tb_freq is
begin
  generate_clock_bit.generate_clock (clk, 10 Mhz, 12);
end behav;