testsuite/gna/issue2076/gcrash-6a.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

entity full_adder_tb is
end entity full_adder_tb;

architecture sim of full_adder_tb is
begin

  process
  begin
    stx.env(i).b;
  wait;
  end process;
end architecture sim;