testsuite/gna/issue1898/scale2.vhdl


1
2
3
4
5
6
7
8
9
10

entity scale2 is
    port(v : in bit_vector(0 to 1);
         a : in bit;
         w : out bit_vector(0 to 1));
end entity scale2;

architecture boop of scale2 is
begin
    w <= a and v;
end architecture boop;