testsuite/gna/issue1823/entity2.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity entity2 is
end;

architecture behav of entity2 is
	signal Clock : bit;
begin
	inst2: counter2(a to b)
		port map (
			clk => Clock
		);
end architecture behav;