1 2 3 4 5 6 7 8 9 10 11 12 13
entity bug2 is end entity bug2; architecture x of bug2 is type bit_position is (msb); signal test : integer; begin test <= msb; end architecture x;