testsuite/gna/bug0100/inst2.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity inst2 is
end;

architecture behav of inst2 is
begin
   gen: if False b = 0 generate
     component cmp is
     end component;
   begin
   end generate;
end behav;