blob: 0833c25471f77d28c4abcd83a52448d4591fbc7d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
from pydecor import export
from pyVHDLModel.VHDLModel import PortSignalInterfaceItem as VHDLModel_PortSignalInterfaceItem
from pyVHDLModel.VHDLModel import GenericConstantInterfaceItem as VHDLModel_GenericConstantInterfaceItem
from pyGHDL.dom.Common import GHDLMixin
__all__ = []
__api__ = __all__
@export
class GenericConstantInterfaceItem(VHDLModel_GenericConstantInterfaceItem, GHDLMixin):
@classmethod
def parse(cls, generic):
name = cls._ghdlNodeToName(generic)
mode = cls._ghdlPortToMode(generic)
generic = cls(name, mode)
return generic
@export
class PortSignalInterfaceItem(VHDLModel_PortSignalInterfaceItem, GHDLMixin):
@classmethod
def parse(cls, port):
name = cls._ghdlNodeToName(port)
mode = cls._ghdlPortToMode(port)
port = cls(name, mode)
return port
|