aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/psl01/restrict1.vhdl
Commit message (Expand)AuthorAgeFilesLines
* synth: extract edge for PSL clocks.Tristan Gingold2019-08-131-0/+27
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-12 17:45:46 +0000