aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/issue1090/simple_ram.vhdl
Commit message (Expand)AuthorAgeFilesLines
* testsuite/synth: avoid use of verilog identifiersTristan Gingold2021-11-281-7/+7
* testcase/synth: add reproducer from #1090Tristan Gingold2020-01-161-0/+73