aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* PSL: add clocked SERE, make endpoints visible from VHDL.Tristan Gingold2016-03-2226-273/+513
* Create psl_endpoint_declaration.Tristan Gingold2016-03-204-169/+226
* wip.Tristan Gingold2016-03-202-3/+6
* Always run finalizers (unless failure).Tristan Gingold2016-03-203-18/+4
* ghdldrv: avoid to pass -P options two times.Tristan Gingold2016-03-191-1/+7
* Always execute finalizers and end hooks after simulation.Tristan Gingold2016-03-194-5/+18
* grt-psl.adb: fix build failure (unused package).Tristan Gingold2016-03-181-1/+0
* PSL: add counters, generate rti and add --psl-reportTristan Gingold2016-03-1814-74/+405
* PSL translate: handle bit type.Tristan Gingold2016-03-181-4/+8
* grt-backtraces: fix option prefix check.Tristan Gingold2016-03-161-1/+1
* translation: avoid memory leak while allocating ports.Tristan Gingold2016-03-164-18/+36
* stack2: use a minimal size for chunks.Tristan Gingold2016-03-151-23/+33
* Improve behaviour of secondary stack.Tristan Gingold2016-03-151-9/+5
* trans-chap12: extract gen_stubs from write_list_list.Tristan Gingold2016-03-112-13/+54
* simulation: reuse Mode_Signal_Type from grt.types.Tristan Gingold2016-03-105-72/+76
* elaboration: use std_time to represent time in signal table.Tristan Gingold2016-03-103-9/+9
* simulation: add block id.Tristan Gingold2016-03-103-1/+13
* simul debugger: display packages and configuration.Tristan Gingold2016-03-101-2/+12
* ortho: add new_default_value to initialize a variable.Tristan Gingold2016-03-0812-19/+75
* trans-chap12: refactor.Tristan Gingold2016-03-072-53/+70
* translate: separate decl and stmt elab subprograms.Tristan Gingold2016-02-236-96/+319
* grt: fix incorrect use of stdout for some errors.Tristan Gingold2016-02-222-10/+12
* translate: minor reformating.Tristan Gingold2016-02-211-24/+19
* grt: remove rti field in signals (to reduce space).Tristan Gingold2016-02-213-72/+5
* ortho: rename start/finish_const_value to start/finish_init_value.Tristan Gingold2016-02-2123-158/+153
* grt-backtraces-gcc: add pragma unreferenced.Tristan Gingold2016-02-211-1/+4
* trans-chap12: factorize code.Tristan Gingold2016-02-201-9/+1
* Refactoring in simulate in order to link with ortho.Tristan Gingold2016-02-2018-1218/+1313
* parse: detect early use of signature in expressions.Tristan Gingold2016-02-181-1/+8
* parse: avoid weird error message for end protected.Tristan Gingold2016-02-171-1/+8
* assocations: check rules for unconstrained formal (LRM08 5.3.2.2 e 3)Tristan Gingold2016-02-172-4/+39
* Tentative fix for issue43.Tristan Gingold2016-02-171-1/+1
* Fix crash of issue42.Tristan Gingold2016-02-171-1/+2
* simul debugger: add info instancesTristan Gingold2016-02-172-3/+46
* mcode: init support for initialized variables.Tristan Gingold2016-02-179-38/+107
* psl: cover directive works on a sequence, not on a property.Tristan Gingold2016-02-171-2/+0
* PSL: move canon code to canon.adbTristan Gingold2016-02-171-0/+2
* simul: fix local protected object, boolean for-generate loopTristan Gingold2016-02-143-38/+51
* simul debugger: handle more concurrent statements.Tristan Gingold2016-02-141-0/+50
* ghdl --lines: fix incorrect conversion.Tristan Gingold2016-02-141-1/+5
* simul: more fixes for std_ulogic.Tristan Gingold2016-02-143-18/+30
* psl: cover directive works on a sequence, not on a property.Tristan Gingold2016-02-1420-86/+307
* simul: preliminary work to support PSL.Tristan Gingold2016-02-147-105/+323
* PSL: move canon code to canon.adbTristan Gingold2016-02-147-135/+308
* simul: return the exit status set by std.envTristan Gingold2016-02-142-2/+6
* simul: check for no unconstrained port/generic of top-level entity.Tristan Gingold2016-02-142-1/+30
* simul: make delayed signal elaborated.Tristan Gingold2016-02-101-0/+1
* simul: add support of e8.Tristan Gingold2016-02-109-170/+205
* simul: handle generic override.Tristan Gingold2016-02-103-20/+106
* evaluation: handle whitespace for 'value.Tristan Gingold2016-02-103-1/+54