iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	trans-chap8: handle stack2 in condition of control statement.	Tristan Gingold	2020-06-04	1	-14/+43
\| \| \| \| \|	Be sure the stack2 is released if used in the condition of a control statement, as the statement may no execute the normal release of stack2.
*	grt: add check for empty stack2.	Tristan Gingold	2020-06-04	3	-4/+27
\|
*	grt-lib: minor reformatting.	Tristan Gingold	2020-06-04	1	-5/+3
\|
*	grt: do not export disp_process_name.	Tristan Gingold	2020-06-04	3	-6/+4
\|
*	netlists-memories: simplify addresses when using a 'to' range. Fix #1348	Tristan Gingold	2020-06-02	1	-0/+264
\|
*	netlists-gates.ads: add comments.	Tristan Gingold	2020-06-02	1	-6/+8
\|
*	netlists-memories: clean up: remove handling of dff/idff in chains.	Tristan Gingold	2020-06-02	1	-57/+28
\| \| \| \|	They aren't present anymore.
*	netlists-memories: handle another merge of dff in read ports. For #1348	Tristan Gingold	2020-06-02	1	-3/+154
\|
*	grt: add and document option --asserts	Tristan Gingold	2020-06-02	3	-22/+40
\|
*	Synthesis of PSL prev function.	Tristan Gingold	2020-06-02	12	-231/+436
\|
*	vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662	Tristan Gingold	2020-06-02	14	-261/+606
\|
*	netlists-dump: shorten UB32 constants.	Tristan Gingold	2020-05-31	1	-1/+5
\|
*	grt: call finalizer after std.env.finish/stop. For #1347	Tristan Gingold	2020-05-31	2	-1/+3
\|
*	synth: improve support of true dual port rams. For #1069	Tristan Gingold	2020-05-31	3	-7/+9
\|
*	netlists-inference: minor refactoring.	Tristan Gingold	2020-05-31	1	-79/+64
\|
*	netlists-inference: add comments, reorder subprograms.	Tristan Gingold	2020-05-31	1	-70/+63
\|
*	synth: refine -dm debug option. Add -dm2	Tristan Gingold	2020-05-31	4	-4/+11
\|
*	netlists-memories: cleanup.	Tristan Gingold	2020-05-29	2	-47/+4
\|
*	netlists: rework clock handling in memories.	Tristan Gingold	2020-05-29	4	-83/+108
\|
*	netlists: handle UL32 in memory initial value.	Tristan Gingold	2020-05-29	2	-4/+27
\|
*	netlists-inference: factorize code.	Tristan Gingold	2020-05-29	1	-54/+45
\|
*	psl-nodes: set a location on false/true/one/EOS nodes. Fix #1345	Tristan Gingold	2020-05-29	4	-18/+28
\|
*	ortho/gcc: convert boolean and enums to int on interfaces.	Tristan Gingold	2020-05-28	5	-0/+10
\|
*	vhdl-utils: minor style changes.	Tristan Gingold	2020-05-28	1	-4/+2
\|
*	ortho: add a length parameter to start_array_aggr.	Tristan Gingold	2020-05-28	29	-236/+327
\|
*	synth: handle reduction operators. Fix #1342	Tristan Gingold	2020-05-27	8	-27/+72
\|
*	synth-oper: add support for conv_vector.	Tristan Gingold	2020-05-27	1	-2/+3
\|
*	vhdl-scanner: makes -C part of -frelaxed	Tristan Gingold	2020-05-25	1	-1/+3
\|
*	grt: implement --backtrace-severity. For #1338	Tristan Gingold	2020-05-25	4	-13/+50
\|
*	ghdlsynth.h: add API for attributes. For #1318	Tristan Gingold	2020-05-23	1	-0/+7
\|
*	netlists: disp attributes in vhdl output (as comments). For #1318	Tristan Gingold	2020-05-23	3	-20/+97
\|
*	netlists: complete support of attributes. For #1318	Tristan Gingold	2020-05-23	5	-5/+102
\|
*	grt: fix warnings from gnatgpl2020.	Tristan Gingold	2020-05-23	5	-17/+24
\| \| \| \|	Was actuals overlap.
*	Rewrite dyn_interning using Dyn_Maps.	Tristan Gingold	2020-05-22	2	-140/+34
\|
*	netlists: use dyn_maps package for attributes.	Tristan Gingold	2020-05-22	4	-40/+19
\|
*	Add dyn_maps package	Tristan Gingold	2020-05-22	2	-0/+249
\|
*	netlists: add param_pval_boolean.	Tristan Gingold	2020-05-22	3	-8/+12
\|
*	netlists-memories: set location on utrunc. Fix #1332	Tristan Gingold	2020-05-21	3	-11/+13
\|
*	synth: add support for ascending attribute. Fix #1333	Tristan Gingold	2020-05-21	1	-0/+15
\|
*	netlists: initial support of attributes.	Tristan Gingold	2020-05-21	3	-27/+123
\|
*	dyn_interning: add a Modify method.	Tristan Gingold	2020-05-21	2	-1/+14
\|
*	synth-oper: fix handle of add/sub with std_logic.	Tristan Gingold	2020-05-21	1	-21/+21
\| \| \| \|	The operand is simply 0-extended.
*	netlists-disp_vhdl: fix id_sextend for 1 bit.	Tristan Gingold	2020-05-21	1	-1/+1
\|
*	synth: handle more operators from std_logic_arith. Fix synth121	Tristan Gingold	2020-05-21	1	-13/+19
\|
*	netlists-inference: Fix sequential assertions at init. Fix #1330	Tristan Gingold	2020-05-21	1	-12/+17
\|
*	vhdl-nodes: use a flag field for direction.	Tristan Gingold	2020-05-20	4	-5/+15
\|
*	ghwlib: fix non-initialized field for ghw_disp_hie.	Tristan Gingold	2020-05-20	1	-0/+1
\|
*	ghwlib: never display the NO_SIG terminator.	Tristan Gingold	2020-05-20	1	-5/+2
\|
*	synth: create abstractions for Pval (from synth-insts to synth-decls)	Tristan Gingold	2020-05-20	3	-43/+59
\|
*	ghwdump should handle zero-length signals (#1327)	Ben Reynwar	2020-05-20	1	-1/+1
\| \| \| \| \|	* Adding a test for issue #1326 to check that ghwdump doesn't crash with a zero-length signal. * Remove an assertion from ghwlib that prevents zero-length signals.