iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Create the simul.ads package (for a namespace).	Tristan Gingold	2017-11-24	1	-1127/+0
\|
*	simulate: add per signal id.	Tristan Gingold	2017-11-16	1	-1/+10
\|
*	Update simulate.	Tristan Gingold	2017-11-08	1	-3/+3
\|
*	simul: check for no unconstrained port/generic of top-level entity.	Tristan Gingold	2016-02-14	1	-1/+1
\|
*	simul: add support of e8.	Tristan Gingold	2016-02-10	1	-22/+54
\|
*	simul: handle vhdl 2008.	Tristan Gingold	2016-02-06	1	-2/+15
\|
*	simul: preliminary work for environments.	Tristan Gingold	2016-01-27	1	-23/+26
\|
*	simul: fix attribute specification, noop type conversion, indiv sig assoc.	Tristan Gingold	2016-01-26	1	-4/+9
\|
*	simul: fix various issues.	Tristan Gingold	2016-01-24	1	-2/+2
\|
*	ghdl_simul debugger: handle break on operator, handle end of file.	Tristan Gingold	2015-12-03	1	-1/+1
\|
*	Fix build of ghdl_simul (WIP).	Tristan Gingold	2015-01-16	1	-1/+0
\|
*	Move translate and simulate.	Tristan Gingold	2014-11-05	1	-0/+1066