aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* vhdl: extract vhdl.errors from errorout.Tristan Gingold2019-05-086-5/+6
* vhdl: move iirs_utils to vhdl.utilsTristan Gingold2019-05-064-5/+5
* vhdl: rename iirs to vhdl.nodesTristan Gingold2019-05-058-8/+8
* vhdl: move evaluation to vhdl child.Tristan Gingold2019-05-051-2/+2
* Small typo in netlist.adsPepijn de Vos2019-05-051-1/+1
* vhdl: move ieee packages to vhdl children.Tristan Gingold2019-05-054-30/+30
* vhdl: move std_standard package to vhdl child.Tristan Gingold2019-05-053-9/+10
* vhdl: move sem* packages to vhdl children.Tristan Gingold2019-05-051-2/+2
* [PATCH] synth: add comments.Tristan Gingold2019-04-182-6/+19
* synth: improve generation of aggregates.Tristan Gingold2019-04-162-14/+62
* synth: ignore component instantiations (TODO).Tristan Gingold2019-04-161-0/+4
* synth: minimal support of slices.Tristan Gingold2019-04-162-0/+88
* synth: handle synchronous enable in inference.Tristan Gingold2019-04-161-23/+45
* synth-expr: handle others in aggregate.Tristan Gingold2019-04-161-0/+5
* synth: handle free instances in net iterator.Tristan Gingold2019-04-161-4/+9
* synth: support async reset in inference.Tristan Gingold2019-04-162-95/+117
* synth: add adff, iadff.Tristan Gingold2019-04-162-0/+74
* synth: add --disp-noinlineTristan Gingold2019-04-162-2/+9
* synth: add comments.Tristan Gingold2019-04-164-21/+108
* move algos to grt.Tristan Gingold2019-03-201-2/+3
* fix gnat8 errors for libghdlsynth targetsStefan Biereigel2019-03-131-1/+0
* simul: replace Get_Instance_For_Slot by Get_Instance_Object.Tristan Gingold2017-12-111-3/+3
* evaluation: rename Get_Info to Get_Str_Info (reduce overloading).Tristan Gingold2017-12-081-2/+1
* Create the simul.ads package (for a namespace).Tristan Gingold2017-11-249-31/+31
* simulation: refactoring (move block_instance to iir_values).Tristan Gingold2017-11-244-4/+2
* Update simulate.Tristan Gingold2017-11-081-1/+1
* synth: support nand, nor, xnor.Tristan Gingold2017-02-262-0/+19
* synth: reverse bit order for indexed names.Tristan Gingold2017-02-161-2/+2
* synth: defer gates removal after at end of entity synthesis.Tristan Gingold2017-02-156-29/+95
* synth: Fix handling of iir_downto in synth_indexed_name.Tristan Gingold2017-02-151-1/+1
* synth-expr.adb: fix Synth_Indexed_Name.Tristan Gingold2017-02-131-2/+2
* netlists-iterators: fix for gnat gpl 2014Tristan Gingold2017-02-021-77/+77
* Add netlist generation infrastructure.Tristan Gingold2017-01-3142-0/+7388
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-12 10:08:13 +0000