aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/ghdlsynth_gates.h
Commit message (Expand)AuthorAgeFilesLines
* synthesis: handle initialized output ports.Tristan Gingold2020-03-071-7/+8
* netlists: rework memories to fix port orders, add a loop.Tristan Gingold2020-02-231-0/+2
* synth: add id_abs gate. For #1101Tristan Gingold2020-01-201-7/+8
* netlists: add dyn_insert_en gate.Tristan Gingold2019-11-111-17/+18
* ghdlsynth_gates.h: regenerate.Tristan Gingold2019-10-311-0/+4
* Regenerate ghdlsynth_gates.hTristan Gingold2019-10-211-0/+1
* Regenerate ghdlsynth_gates.hTristan Gingold2019-10-181-0/+5
* synth: regenerate ghdlsynth_gates.hTristan Gingold2019-10-031-1/+1
* synth: replace memidx2 by addidx; handle some 2d arrays.Tristan Gingold2019-10-031-1/+1
* netlists: add memidx1 and memidx2 gates.Tristan Gingold2019-10-021-4/+6
* Regenerate ghdlsynth_gates.hTristan Gingold2019-10-021-19/+24
* synth: Regenerate ghdlsynth_gates.hTristan Gingold2019-09-231-25/+26
* synth: Add support for PSL cover directive (#930)T. Meissner2019-09-191-0/+1
* synth: handle unsigned shift left.Tristan Gingold2019-09-111-50/+52
* synth: add const_sb32, add smul/umul.Tristan Gingold2019-09-071-2/+3
* synth: remove unused const gates.Tristan Gingold2019-08-301-6/+3
* synth: regenerate ghdlsynth_gates.hTristan Gingold2019-07-311-3/+4
* add port width utility function for yosys (#876)Pepijn de Vos2019-07-211-0/+3
* synth: add > and >= operators (#870)Pepijn de Vos2019-07-161-23/+24
* netlists: add assume gate.Tristan Gingold2019-07-041-0/+1
* synth: handle concurrent assertions.Tristan Gingold2019-07-021-0/+1
* ghdlsynth_gates.h: rebuild.Tristan Gingold2019-07-021-29/+33
* Add netlist generation infrastructure.Tristan Gingold2017-01-311-0/+60
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 10:02:31 +0000