index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
simulate
/
elaboration.adb
Commit message (
Expand
)
Author
Age
Files
Lines
*
Move sources to src/ subdirectory.
Tristan Gingold
2014-11-04
1
-2582
/
+0
*
Initial support for package header and package instantiation.
Tristan Gingold
2014-10-14
1
-10
/
+12
*
Add a python script to automatically generate disp_tree.
Tristan Gingold
2014-09-25
1
-6
/
+12
*
First run (using mcode) of OSVVM_2014_01.
Tristan Gingold
2014-09-05
1
-7
/
+7
*
Fix ghdl_simul (after previous change).
Tristan Gingold
2014-09-03
1
-39
/
+46
*
Keep names in the tree.
Tristan Gingold
2014-09-02
1
-2
/
+2
*
Replace architecture_declaration by architecture_body to follow lrm.
Tristan Gingold
2014-07-19
1
-6
/
+6
*
vhdl 2008: visibility, more implicit subprograms, alias...
Tristan Gingold
2014-07-17
1
-2
/
+4
*
simulate: fix function call during elaboration of protected object.
Tristan Gingold
2014-06-28
1
-0
/
+7
*
Use library unit instead of design unit.
Tristan Gingold
2014-06-24
1
-27
/
+10
*
simulate: rework configuration, add stats.
Tristan Gingold
2014-06-21
1
-211
/
+273
*
Add interpreted simulator.
Tristan Gingold
2014-06-15
1
-0
/
+2513