iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
...
*	Set version to 1.0-dev	Tristan Gingold	2020-02-28	2	-2/+2
\|
*	Release 0.37	Tristan Gingold	2020-02-28	3	-3/+3
\|
*	vhdl-parse: improve error messages and recovery.	Tristan Gingold	2020-02-27	1	-8/+46
\|
*	synth: handle file_close.	Tristan Gingold	2020-02-27	3	-10/+31
\|
*	synth-static_oper: handle to_stdlogicvector_bv	Tristan Gingold	2020-02-27	1	-1/+20
\|
*	testsuite/synth: add a simple test for std_logic_arith.	Tristan Gingold	2020-02-27	2	-0/+31
\|
*	std_logic_arith: comment out unused pragmas.	Tristan Gingold	2020-02-27	1	-283/+283
\|
*	Update copyright years before the release.	Tristan Gingold	2020-02-26	4	-30/+4
\|
*	testsuite/gna: add test for #1145	Tristan Gingold	2020-02-25	5	-0/+79
\|
*	vhdl: handle CR+LF for readline in grt. Fix #1145	Tristan Gingold	2020-02-25	3	-23/+65
\| \| \| \| \| \| \|	Previously CR+LF was handled in std.textio.readline. But that doesn't work if CR is at position 128 because we would need to read the next character. Now untruncated_text_read handles CR/CR+LF/LF and calls ungetc if needed.
*	testsuite/synth: add test case for #1140	Tristan Gingold	2020-02-25	3	-0/+118
\|
*	testsuites/synth: add missing files.	Tristan Gingold	2020-02-23	2	-0/+97
\|
*	testsuite/synth: add tests for memory ports order.	Tristan Gingold	2020-02-23	3	-2/+32
\|
*	netlists: rework memories to fix port orders, add a loop.	Tristan Gingold	2020-02-23	7	-46/+85
\|
*	netlists-memories: also reduce muxes for extract.	Tristan Gingold	2020-02-21	1	-7/+35
\|
*	testsuite/synth: add a test for #1144	Tristan Gingold	2020-02-21	2	-0/+25
\|
*	synth-decls: handle alias declaration without subtype indication.	Tristan Gingold	2020-02-21	1	-2/+7
\| \| \| \|	Fix #1144
*	testsuite/synth: add a source for mem01	Tristan Gingold	2020-02-20	2	-0/+31
\|
*	netlists-memories: factorize code.	Tristan Gingold	2020-02-20	1	-235/+191
\|
*	netlists-inference: preliminary work to support else in synch code.	Tristan Gingold	2020-02-20	1	-71/+153
\|
*	netlists: add midff	Tristan Gingold	2020-02-20	3	-0/+47
\|
*	add build script for termux (#1143)	umarcor	2020-02-20	1	-0/+15
\|
*	disable backtrace on android (#1142)	umarcor	2020-02-19	1	-1/+1
\|
*	vhdl: recognize conversion functions from std_logic_1164	Tristan Gingold	2020-02-18	7	-417/+485
\|
*	synth: rework static predefined function calls.	Tristan Gingold	2020-02-18	3	-152/+224
\|
*	synth: handle file_open.	Tristan Gingold	2020-02-18	3	-0/+48
\|
*	testsuite/synth: adjust testcase #1078	Tristan Gingold	2020-02-18	1	-1/+1
\|
*	synth-environment: handle unassigned outputs.	Tristan Gingold	2020-02-18	1	-6/+8
\|
*	netlists-cleanup: refactoring.	Tristan Gingold	2020-02-18	1	-12/+17
\|
*	testsuite/synth: add a test for previous commit.	Tristan Gingold	2020-02-18	3	-1/+49
\|
*	synth-insts: handle slices in individual associations.	Tristan Gingold	2020-02-18	1	-0/+21
\|
*	testsuite/synth: merge ram01 to mem01, add NOTES.txt	Tristan Gingold	2020-02-18	9	-17/+25
\|
*	testsuite/synth: add test for #1139	Tristan Gingold	2020-02-18	4	-0/+149
\|
*	vhdl-sem_scopes: handle anonymous signal declarations.	Tristan Gingold	2020-02-18	1	-1/+2
\|
*	vhdl-configuration: ignore configuration for top_level_entity.	Tristan Gingold	2020-02-18	1	-4/+4
\|
*	synth-expr: handle anonymous signal declarations.	Tristan Gingold	2020-02-18	2	-6/+10
\|
*	testsuite/gna: add tests for previous commit.	Tristan Gingold	2020-02-17	6	-0/+168
\|
*	vhdl-sem_assocs: recurse for individual associations.	Tristan Gingold	2020-02-17	1	-23/+64
\|
*	testsuite/synth: add a test for #1076	Tristan Gingold	2020-02-17	4	-1/+156
\|
*	synth: allow constant condition for if-generate statement.	Tristan Gingold	2020-02-17	1	-0/+1
\| \| \| \|	For #1076
*	synth: add mdff.	Tristan Gingold	2020-02-17	4	-12/+88
\|
*	testsuite/synth: add test for previous commit.	Tristan Gingold	2020-02-16	3	-1/+65
\|
*	netlists-inference: remove useless code.	Tristan Gingold	2020-02-16	1	-10/+0
\|
*	synthesis: rework memory inference.	Tristan Gingold	2020-02-16	3	-32/+101
\|
*	testsuite/gna: add test from #1137	Tristan Gingold	2020-02-15	3	-0/+261
\|
*	synth: handle component with ports in different order.	Tristan Gingold	2020-02-13	3	-45/+46
\|
*	vhdl-parse: improve recovery for incorrect end identifier.	Tristan Gingold	2020-02-13	1	-8/+27
\|
*	files_maps-editor: fix incorrect assertion.	Tristan Gingold	2020-02-13	1	-1/+1
\|
*	testsuite/gna: add a test for previous commit.	Tristan Gingold	2020-02-13	2	-0/+12
\|
*	vhdl-sem_expr: avoid a crash on incorrect qualified expr.	Tristan Gingold	2020-02-13	1	-0/+6
\|