aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-sem_expr: do not attribute element or subtype attributes as expr.Tristan Gingold2022-06-161-0/+2
| | | | For #2097
* testsuite/gna: add a test for #2071Tristan Gingold2022-06-154-0/+111
|
* vhdl: handle 'element in 'range. Fix #2071Tristan Gingold2022-06-152-23/+104
|
* Add commentsTristan Gingold2022-06-152-1/+2
|
* testsuite/synth: add a test for #2093Tristan Gingold2022-06-153-1/+54
|
* netlists-rename: handle handle signal instances. Fix #2093Tristan Gingold2022-06-153-2/+28
|
* testsuite/synth: add a test for #2054Tristan Gingold2022-06-142-0/+27
|
* src/synth: add netlists.rename to rename identifiers. Fix #2054Tristan Gingold2022-06-144-2/+132
|
* testsuite/synth: add a test for #2092Tristan Gingold2022-06-132-0/+36
|
* netlists-disp_verilog: do not display blackboxes. Fix #2092Tristan Gingold2022-06-131-0/+5
|
* Merge pull request #2094 from antonblanchard/synth-verilog-blockingtgingold2022-06-131-10/+10
|\ | | | | netlists-disp_verilog: Use blocking assignments in non-clocked blocks
| * netlists-disp_verilog: Use blocking assignments in non-clocked blocksAnton Blanchard2022-06-131-10/+10
|/
* testsuite/gna: add a test for #2091Tristan Gingold2022-06-123-0/+117
|
* vhdl: add a parent field to protected_type_declaration. Fix #2091Tristan Gingold2022-06-123-265/+271
|
* testsuite/synth: add a test. close #2080Tristan Gingold2022-06-123-0/+62
|
* testsuite/synth: add a test for #2090Tristan Gingold2022-06-122-0/+70
|
* synth-vhdl_insts: handle actual conversion function. Fix #2090Tristan Gingold2022-06-121-12/+38
|
* testsuite/synth: add a test for #2089Tristan Gingold2022-06-122-0/+49
|
* elab-vhdl_insts: eval inertial expressions to get the type. Fix #2089Tristan Gingold2022-06-122-7/+18
|
* vhdl-nodes: add Inertial_Flag for association_element_by_expressionTristan Gingold2022-06-127-387/+452
|
* testsuite/synth: add tests for #2088Tristan Gingold2022-06-114-0/+117
|
* elab-vhdl_types(Synth_Array_Attribute): handle dimension parameterTristan Gingold2022-06-111-1/+3
| | | | Fix #2088
* testsuite/synth: add a test for #2086Tristan Gingold2022-06-112-0/+35
|
* synth-environment(Merge_Dyn_Insert): disable transformation.Tristan Gingold2022-06-111-1/+3
| | | | | | Do not transform a Dyn_Insert into a Dyn_Insert_En, to avoid spurious latch detection. For #2086
* netlists-memories: handle negation for In_Conjunction. Fix #2086Tristan Gingold2022-06-111-8/+3
|
* synth-vhdl_eval: add support for more operationsTristan Gingold2022-06-111-1/+10
|
* vhdl: recognize ieee.math_real.sign, fix is_x recogn.Tristan Gingold2022-06-119-217/+251
|
* Merge pull request #2087 from Guiltybyte/support-non-glibctgingold2022-06-091-1/+1
|\ | | | | Support non glibc Linux systems
| * deleted pragma messagesGuiltybyte2022-06-091-2/+0
| |
| * Only enable backtrace on linux if glibc is presentGuiltybyte2022-06-091-1/+3
|/
* testsuite/synth: add a test for #2085Tristan Gingold2022-06-092-0/+35
|
* elab-vhdl_types(Elab_Declaration_Type): rework to handle 'subtypeTristan Gingold2022-06-097-30/+64
| | | | Fix #2085
* testsuite/synth: add a test for #2084Tristan Gingold2022-06-092-0/+23
|
* vhdl-annotations: avoid a crash with subtype attribute in array.Tristan Gingold2022-06-093-5/+16
| | | | Fix #2084
* testsuite/synth: add a test for #2083Tristan Gingold2022-06-082-0/+39
|
* synth-vhdl_expr.adb: use base type for indexed names. Fix #2083Tristan Gingold2022-06-081-1/+2
|
* synth-vhdl_expr: add an hook for signal attributesTristan Gingold2022-06-082-0/+11
|
* Makefile.in: tentatively use shared-libgcc for ghdl_mcodeTristan Gingold2022-06-081-1/+1
|
* synth-vhdl_eval: handle more operationsTristan Gingold2022-06-071-8/+17
|
* vhdl-sem: adjust condition to set suspend_state on proceduresTristan Gingold2022-06-074-269/+291
|
* elab-vhdl_context: also handle generic subprogramsTristan Gingold2022-06-071-2/+6
|
* options.adb: add commandsTristan Gingold2022-06-071-2/+2
|
* pyGHDL: regenerateTristan Gingold2022-06-071-10/+11
|
* testsuite/synth: add a test for #2081Tristan Gingold2022-06-072-0/+25
|
* errorout: add nowrite warning. Fix #2081Tristan Gingold2022-06-075-8/+16
| | | | During synthesis, emit a specific warning if a net is not assigned
* testsuite/gna: add one test for #2076Tristan Gingold2022-06-062-0/+5
|
* vhdl-parse.adb: fix uninitialized variable, for #2076Tristan Gingold2022-06-061-0/+1
|
* testsuite/gna: add tests for #2076Tristan Gingold2022-06-063-0/+34
|
* vhdl-sem_names: avoid a crash on incorrect selected name. For #2076Tristan Gingold2022-06-061-1/+2
|
* vhdl-parse: avoid a crash with return identifier. Fox #2076Tristan Gingold2022-06-061-1/+7
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-05 12:54:55 +0000