aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* elab-vhdl_values: rename signal_index to signal_index_typeTristan Gingold2022-05-153-5/+5
* pyGHDL: tentatively work-around incompatibility with pyToolingTristan Gingold2022-05-151-2/+2
* grt-readline_none.adb: do not use getline(3)Tristan Gingold2022-05-151-19/+24
* elab-vhdl_values-debug: add disp_type_shortTristan Gingold2022-05-152-8/+58
* elab-vhdl_debug: improve info signalsTristan Gingold2022-05-151-20/+19
* elab-debugger: add append_info_menu, to_numTristan Gingold2022-05-152-5/+50
* trans_analyzes: add support for all processesTristan Gingold2022-05-151-85/+116
* elab-vhdl_debug(disp_instance_path): show top-level unitTristan Gingold2022-05-151-13/+5
* elab-debugger: add append_menu_commandTristan Gingold2022-05-152-7/+29
* synth: elab-debugger__on.adb is now elab-debugger.adbTristan Gingold2022-05-152-975/+929
* configure: generate grt-readline.adsTristan Gingold2022-05-153-2/+9
* grt: add grt-readline_gnu and grt-readline_noneTristan Gingold2022-05-155-14/+105
* grt: simplifies grt-readline, adjust casingTristan Gingold2022-05-155-17/+13
* elab-vhdl_stmts: change parent of generate_body for for-generateTristan Gingold2022-05-141-1/+1
* ghdlsimul: add and improve debuggerTristan Gingold2022-05-146-26/+471
* vhdl-errors(disp_node): change message for generate bodyTristan Gingold2022-05-141-1/+1
* elab-vhdl_context: add get_instance_parentTristan Gingold2022-05-142-0/+10
* GCC 12 compatibility (#2057)Unai Martinez-Corral2022-05-147-8/+4
|\
| * fix: avoid "pragma Unreferenced given" warnings with GCC 12Xiretza2022-05-143-3/+3
| * fix: avoid "unnecessary with of ancestor [-gnatwr]" with GCC 12Xiretza2022-05-144-5/+1
|/
* scripts/vendors/compile-osvvm.sh: update Files. Fix #1900umarcor2022-05-141-4/+7
* synth: implement file_open with statusTristan Gingold2022-05-123-0/+69
* vhdl-canon: export extract_waveform_sensitivityTristan Gingold2022-05-121-2/+5
* trans_analyzes.adb: reindentTristan Gingold2022-05-121-3/+2
* synth-vhdl_stmts: export synth_targetTristan Gingold2022-05-122-35/+39
* synth-vhdl_expr: add an hook to get the value of a signalTristan Gingold2022-05-122-0/+9
* elab-vhdl_debug: also disp declarations in instancesTristan Gingold2022-05-121-4/+1
* elab-memtype.adb: identationTristan Gingold2022-05-121-1/+1
* ghdlsimul: add option -t to trace statementsTristan Gingold2022-05-121-0/+2
* ghdllocal.adb: move pragma suppress. Fix #2056Tristan Gingold2022-05-121-1/+1
* ghdlsimul: now based on synth elabTristan Gingold2022-05-113-102/+119
* synth: handle text file writeTristan Gingold2022-05-113-0/+93
* synth: add a flag to force creation of variablesTristan Gingold2022-05-115-9/+21
* ghdlsynth.adb: remove -E experimental commandTristan Gingold2022-05-101-145/+42
* synth: add current_stmt, minor reworkTristan Gingold2022-05-094-61/+99
* testsuite/synth: add a test for #2053Tristan Gingold2022-05-073-0/+127
* synth-vhdl_insts: handle interfaces of type interface type. Fix #2053Tristan Gingold2022-05-071-1/+12
* testsuite/gna: add a test for #2051Tristan Gingold2022-05-074-0/+2375
* vhdl: consider fully static record aggregates. Fix #2051Tristan Gingold2022-05-074-26/+83
* ortho/debug: handle aggregates of record-subtypeTristan Gingold2022-05-073-7/+25
* elab-vhdl_context: introduce signal_indexTristan Gingold2022-05-063-3/+12
* testsuite/gna: add a test for #2050Tristan Gingold2022-05-062-0/+25
* vhdl-sem.adb(are_trees_equal): handle selected element. Fix #2050Tristan Gingold2022-05-061-0/+4
* testsuite/gna: add a test for #2048Tristan Gingold2022-05-032-0/+4
* vhdl-sem_names: second fix for #2048Tristan Gingold2022-05-031-1/+2
* testsuite/synth: add a test for #2049Tristan Gingold2022-05-022-0/+103
* synth-vhdl_context: resize table before access. Fix #2049Tristan Gingold2022-05-021-6/+14
* testsuite/gna: add a test for #2048Tristan Gingold2022-05-022-0/+12
* vhdl-sem_names(sem_selected_by_all_name): avoid a crashTristan Gingold2022-05-021-0/+4
* testsuite/gna: add a test for previous commitTristan Gingold2022-05-022-0/+12