aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* synth: factorize code for synth_subtype_conversionTristan Gingold2022-08-219-53/+35
* grt-errors: remove error_hook (was unused)Tristan Gingold2022-08-212-14/+0
* simul: rework assertions execution and error handlingTristan Gingold2022-08-215-10/+13
* simul: handle concurrent procedure calls (WIP)Tristan Gingold2022-08-211-15/+95
* simul: handle after clauses in signal assignmentTristan Gingold2022-08-213-70/+111
* simul-vhdl_simul: add support for PSL directivesTristan Gingold2022-08-204-34/+289
* elab-vhdl_expr: factorize codeTristan Gingold2022-08-1910-998/+50
* simul-vhdl_debug: display connectionsTristan Gingold2022-08-191-5/+63
* simul: handle resolved signals (WIP)Tristan Gingold2022-08-194-49/+332
* ghdlsimul: add an option to debug before elaborationTristan Gingold2022-08-183-3/+6
* testsuite/gna: add a test and close #2179Tristan Gingold2022-08-182-0/+48
* simul: handle individual associationsTristan Gingold2022-08-172-4/+16
* simul: add create_connectsTristan Gingold2022-08-174-46/+144
* simul: create terminals (WIP)Tristan Gingold2022-08-174-8/+62
* suite_driver: avoid spurious error messages, fix --list-filesTristan Gingold2022-08-161-2/+2
* elab-vhdl_objtypes: handle holes in comparisons.Tristan Gingold2022-08-161-7/+72
* netlists-memories: add a TODO commentTristan Gingold2022-08-161-0/+8
* synth/netlists: add commentsTristan Gingold2022-08-162-7/+14
* testsuite/synth: add more tests for memoryTristan Gingold2022-08-165-0/+217
* synth-vhdl_expr: optimize record with one element.Tristan Gingold2022-08-161-3/+3
* netlists-memories: renaming and add commentsTristan Gingold2022-08-161-25/+38
* psl-rewrites: minor style changeTristan Gingold2022-08-161-2/+1
* gdbinit: add ppsltfTristan Gingold2022-08-151-0/+8
* vhdl-prints: improve handling of PSL. For #2178Tristan Gingold2022-08-156-63/+184
* vhdl: add iir_kind_psl_boolean_parameter node. For #2178Tristan Gingold2022-08-1514-438/+505
* pyGHDL: update bindingsTristan Gingold2022-08-151-201/+203
* testsuite/synth: add a test for #2177Tristan Gingold2022-08-145-0/+2768
* elab-vhdl_values-debug: improve output of debug_valtypTristan Gingold2022-08-141-1/+3
* synth-vhdl_context: fix handling of alias in get_net. Fix #2177Tristan Gingold2022-08-141-4/+3
* testsuite/synth: add a test for #2176Tristan Gingold2022-08-142-0/+30
* vhdl: recognize log10 and sqrt from math_real. Fix #2176Tristan Gingold2022-08-144-10/+32
* testsuite/synth: add a test for previous commitTristan Gingold2022-08-143-1/+82
* synth: handle assignment to record aggregateTristan Gingold2022-08-142-31/+109
* testsuite/synth: rename mem2d01 to memdp01Tristan Gingold2022-08-1410-0/+0
* testsuite/synth: add a test for #2077Tristan Gingold2022-08-142-1/+47
* netlists-memories: improve checks to avoid the crash of #2077Tristan Gingold2022-08-141-32/+75
* testsuite/synth: add tests for #2077Tristan Gingold2022-08-142-0/+86
* testsuite/synth: add tests for #2077Tristan Gingold2022-08-137-0/+268
* netlists-memories: fix a crash on multi-dim memories. For #2077Tristan Gingold2022-08-131-3/+6
* testsuite/gna: add a test for #2166Tristan Gingold2022-08-122-0/+26
* trans-chap3: fix invalid copy of element layout. For #2166Tristan Gingold2022-08-121-2/+4
* testsuite/gna: add tests for #2175Tristan Gingold2022-08-114-0/+176
* testsuite/gna: add tests for #2174Tristan Gingold2022-08-115-0/+80
* vhdl: add support for file subtype. Fix #2174Tristan Gingold2022-08-1113-519/+589
* testsuite/gna: add a test for #2173Tristan Gingold2022-08-113-0/+58
* vhdl-sem_stmts: handle external signal names in force assign. Fix #2173Tristan Gingold2022-08-111-1/+5
* testsuite/gna: add a test for #2172Tristan Gingold2022-08-112-0/+41
* vhdl-parse.adb: parse pathname expressionTristan Gingold2022-08-111-0/+10
* testsuite/gna: add a test for #2172Tristan Gingold2022-08-112-0/+40
* vhdl-sem_stmts.adb: handle signal assignment to external names. Fix #2172Tristan Gingold2022-08-111-0/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-08 04:26:46 +0000