aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/synth/mem01
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2020-02-23 08:40:53 +0100
committerTristan Gingold <tgingold@free.fr>2020-02-23 08:40:53 +0100
commit536b6b43951f42ce3a7b80d58467ce816d6850d4 (patch)
tree631d42046eaa3cd243680161bfdef78a629fb75d /testsuite/synth/mem01
parent3e544b19d7f3d866587f5da9bfef3bfc430440ca (diff)
downloadghdl-536b6b43951f42ce3a7b80d58467ce816d6850d4.tar.gz
ghdl-536b6b43951f42ce3a7b80d58467ce816d6850d4.tar.bz2
ghdl-536b6b43951f42ce3a7b80d58467ce816d6850d4.zip
netlists: rework memories to fix port orders, add a loop.
Diffstat (limited to 'testsuite/synth/mem01')
0 files changed, 0 insertions, 0 deletions