diff options
author | Tristan Gingold <tgingold@free.fr> | 2022-12-16 07:45:21 +0100 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2022-12-16 18:22:44 +0100 |
commit | a7ee2a9a3c0593a16aab6795eec4d5bc569aebbd (patch) | |
tree | 77494ed0092bb34cd86b59bcd54123f06147395b /testsuite/synth/issue2270/fun1.vhdl | |
parent | ecbca396df7cb437e9ed112cdf0c5c2035d43885 (diff) | |
download | ghdl-a7ee2a9a3c0593a16aab6795eec4d5bc569aebbd.tar.gz ghdl-a7ee2a9a3c0593a16aab6795eec4d5bc569aebbd.tar.bz2 ghdl-a7ee2a9a3c0593a16aab6795eec4d5bc569aebbd.zip |
testsuite/synth: add a test for #2270
Diffstat (limited to 'testsuite/synth/issue2270/fun1.vhdl')
-rw-r--r-- | testsuite/synth/issue2270/fun1.vhdl | 33 |
1 files changed, 33 insertions, 0 deletions
diff --git a/testsuite/synth/issue2270/fun1.vhdl b/testsuite/synth/issue2270/fun1.vhdl new file mode 100644 index 000000000..ec7471173 --- /dev/null +++ b/testsuite/synth/issue2270/fun1.vhdl @@ -0,0 +1,33 @@ +library ieee; +use ieee.std_logic_1164.all; + +entity fun1 is + port ( + d : in std_logic_vector(3 downto 0); + q : out std_logic_vector(4 downto 0) + ); +end entity; + +architecture behaviour of fun1 is + + function fp (i : natural; v : std_logic_vector(3 downto 0)) return std_logic is + begin + if i > 3 or i < 0 + then + return 'X'; + else + return v(i); + end if; + end function; + +begin + process (d) + impure function get_fp1 (i : natural) return std_logic is + begin + return fp(i, d); + end function; + begin + q <= (others => '0'); + q(2) <= get_fp1(0); + end process; +end architecture; |