diff options
author | Tristan Gingold <tgingold@free.fr> | 2021-09-22 19:41:34 +0200 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2021-09-23 04:43:13 +0200 |
commit | 4cee5eeae85beb7432c8e085da0a5bf8aa1db8a1 (patch) | |
tree | 7908d67a9f19f6e9f3766dd4967baff669cda9c3 /testsuite/gna/issue1875/test.vhdl | |
parent | 565967d1328237bea7da40b99efd03ac1f326abd (diff) | |
download | ghdl-4cee5eeae85beb7432c8e085da0a5bf8aa1db8a1.tar.gz ghdl-4cee5eeae85beb7432c8e085da0a5bf8aa1db8a1.tar.bz2 ghdl-4cee5eeae85beb7432c8e085da0a5bf8aa1db8a1.zip |
testsuite/gna: add a test for #1875
Diffstat (limited to 'testsuite/gna/issue1875/test.vhdl')
-rw-r--r-- | testsuite/gna/issue1875/test.vhdl | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/testsuite/gna/issue1875/test.vhdl b/testsuite/gna/issue1875/test.vhdl new file mode 100644 index 000000000..e1540e551 --- /dev/null +++ b/testsuite/gna/issue1875/test.vhdl @@ -0,0 +1,19 @@ +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.VITAL_timing.all; +use IEEE.VITAL_primitives.all; + +entity test is + port ( + CLK : in std_logic_vector(1 downto 0) + ); + attribute VITAL_LEVEL0 of test : entity is TRUE; +end test; + +architecture VITAL_ACT of test is +begin + process + begin + wait; + end process; +end architecture; |