diff options
| author | Tristan Gingold <tgingold@free.fr> | 2022-05-29 08:43:52 +0200 |
|---|---|---|
| committer | Tristan Gingold <tgingold@free.fr> | 2022-05-29 08:43:52 +0200 |
| commit | 4542748c790c6e2b2606e6dbfe64bd0468c292b4 (patch) | |
| tree | c0eba3146633252b789542f8bf7c49f5ed455188 /src | |
| parent | 24bc050b6b8025f4906735bf61c3d836fad2e48c (diff) | |
| download | ghdl-4542748c790c6e2b2606e6dbfe64bd0468c292b4.tar.gz ghdl-4542748c790c6e2b2606e6dbfe64bd0468c292b4.tar.bz2 ghdl-4542748c790c6e2b2606e6dbfe64bd0468c292b4.zip | |
synth-vhdl_eval: handle more operations
Diffstat (limited to 'src')
| -rw-r--r-- | src/synth/synth-vhdl_eval.adb | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/synth/synth-vhdl_eval.adb b/src/synth/synth-vhdl_eval.adb index 9dd6465ca..05d2a2556 100644 --- a/src/synth/synth-vhdl_eval.adb +++ b/src/synth/synth-vhdl_eval.adb @@ -481,6 +481,20 @@ package body Synth.Vhdl_Eval is Res := Compare_Uns_Uns (Left, Right, Greater, Expr) = Equal; return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ); end; + when Iir_Predefined_Ieee_Numeric_Std_Ne_Uns_Uns => + declare + Res : Boolean; + begin + Res := Compare_Uns_Uns (Left, Right, Greater, Expr) /= Equal; + return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ); + end; + when Iir_Predefined_Ieee_Numeric_Std_Ne_Uns_Nat => + declare + Res : Boolean; + begin + Res := Compare_Uns_Nat (Left, Right, Greater, Expr) /= Equal; + return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ); + end; when Iir_Predefined_Ieee_Numeric_Std_Eq_Sgn_Sgn => declare Res : Boolean; @@ -546,6 +560,13 @@ package body Synth.Vhdl_Eval is Res := Compare_Sgn_Sgn (Left, Right, Less, Expr) >= Equal; return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ); end; + when Iir_Predefined_Ieee_Numeric_Std_Ge_Uns_Nat => + declare + Res : Boolean; + begin + Res := Compare_Uns_Nat (Left, Right, Less, Expr) >= Equal; + return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ); + end; when Iir_Predefined_Ieee_Numeric_Std_Le_Uns_Uns => declare @@ -1018,6 +1039,15 @@ package body Synth.Vhdl_Eval is return Res; end; + when Iir_Predefined_Ieee_1164_Scalar_Is_X => + declare + B : Std_Ulogic; + begin + B := Read_Std_Logic (Param1.Val.Mem, 0); + B := To_X01 (B); + return Create_Memory_U8 (Boolean'Pos (B = 'X'), Res_Typ); + end; + when Iir_Predefined_Ieee_Math_Real_Log2 => declare function Log2 (Arg : Fp64) return Fp64; |