aboutsummaryrefslogtreecommitdiffstats
path: root/flashrom.8.tmpl
diff options
context:
space:
mode:
Diffstat (limited to 'flashrom.8.tmpl')
-rw-r--r--flashrom.8.tmpl20
1 files changed, 19 insertions, 1 deletions
diff --git a/flashrom.8.tmpl b/flashrom.8.tmpl
index aa5bcd45..fde98c04 100644
--- a/flashrom.8.tmpl
+++ b/flashrom.8.tmpl
@@ -497,11 +497,29 @@ Support of individual frequencies depends on the generation of the chipset:
.sp
* SB6xx, SB7xx, SP5xxx: from 16.5 MHz up to and including 33 MHz
.sp
+-The default is to use 16.5 MHz and disable Fast Reads.
+.sp
* SB8xx, SB9xx, Hudson: from 16.5 MHz up to and including 66 MHz
.sp
+-The default is to use 16.5 MHz and disable Fast Reads.
+.sp
* Yangtze (with SPI 100 engine as found in Kabini and Tamesh): all of them
.sp
-The default is to use 16.5 MHz and disable Fast Reads.
+-The default is to use the frequency that is currently configured.
+.sp
+An optional
+.B spireadmode
+parameter specifies the read mode of the SPI bus where applicable (Bolton or later).
+Syntax is
+.sp
+.B " flashrom \-p internal:spireadmode=mode"
+.sp
+where
+.B mode
+can be
+.BR "'Normal\ (up\ to\ 33 MHz)'" ", " "'Normal\ (up\ to\ 66 MHz)'" ", " "'Dual\ IO\ (1-1-2)'" ", " "'Quad\ IO\ (1-1-4)'" ", " "'Dual\ IO\ (1-2-2)'" ", " "'Quad\ IO\ (1-4-4)'" ", or " "'Fast\ Read'" "."
+.sp
+The default is to use the read mode that is currently configured.
.TP
.B Intel chipsets
.sp