summaryrefslogtreecommitdiffstats
path: root/fpga/hp_lcd_driver/zynq7_ip
Commit message (Expand)AuthorAgeFilesLines
* fix uart clockroot4 days1-0/+12
* working 3bpp fbroot2025-11-191-5/+5
* working 4bpp framebuffer mapping -> 3bpp frambufferroot2025-11-191-7/+7
* remove registers on fb ram, now reading back correctlyroot2025-11-161-1/+1
* drop gp bus speed to 50MHzroot2025-11-163-5/+5
* working serial portsroot2025-11-161-0/+1
* working corssbarroot2025-11-161-2/+2
* working xbar switchroot2025-11-162-6/+63
* before tidyroot2025-11-152-33/+14
* split up zynq7_wrapperroot2025-11-152-0/+61
* working 4 bit fbroot2025-11-141-1/+1
* working frame bufferroot2025-11-123-0/+63
* wiproot2025-11-111-4/+4
* sync, and alternate tmds_encodersroot2025-10-051-19/+20
* perhaps working vncJames McKenzie2025-09-051-2/+5
* vnc fifoJames McKenzie2025-09-041-0/+27
* zynq build worksroot2025-09-043-0/+77
* ebaz4205 working with generic build systemroot2025-09-042-0/+73