library ieee; use ieee.std_logic_1164.all; entity top is port ( clock : in std_logic; ctrl : in std_logic; x : out std_logic ); end entity; architecture rtl of top is signal read : std_logic := '0'; signal write : std_logic := '0'; signal ready : std_logic := '0'; begin process (clock) begin if (rising_edge(clock)) then read <= not ctrl; write <= ctrl; ready <= write; end if; end process; x <= read xor write xor ready; end architecture; s.org/cloud-email/mitmproxy' title='cloud-email/mitmproxy Git repository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/web/src/js/components/ContentView/ShowFullContentButton.jsx
blob: c6d8c2f20e1a1c99d1e456a2b2c9ebe423a9f354 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-12 00:54:31 +0000