aboutsummaryrefslogtreecommitdiffstats
path: root/doc-src/clientreplay.html
blob: d4b1c3ff0955578effd0b907d35f7277177088cf (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14

- command-line: _-c path_ 
- mitmproxy shortcut: _c_

Client-side replay does what it says on the tin: you provide a previously saved
HTTP conversation, and mitmproxy replays the client requests one by one. Note
that mitmproxy serializes the requests, waiting for a response from the server
before starting the next request. This might differ from the recorded
conversation, where requests may have been made concurrently.

You may want to use client-side replay in conjunction with the
[anticache](@!urlTo("anticache.html")!@) option.
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-16 04:29:40 +0000
ht .bp { color: #003388 } /* Name.Builtin.Pseudo */ .highlight .fm { color: #0066bb; font-weight: bold } /* Name.Function.Magic */ .highlight .vc { color: #336699 } /* Name.Variable.Class */ .highlight .vg { color: #dd7700 } /* Name.Variable.Global */ .highlight .vi { color: #3333bb } /* Name.Variable.Instance */ .highlight .vm { color: #336699 } /* Name.Variable.Magic */ .highlight .il { color: #0000DD; font-weight: bold } /* Literal.Number.Integer.Long */
library ieee;
use ieee.std_logic_1164.all,
    ieee.numeric_std.all;

entity ram4 is
    generic (
        ADDRWIDTH : positive := 12;
        WIDTH     : positive := 8
    );
    port (
        clk_a        : in  std_logic;
        read_a       : in  std_logic;
        write_a      : in  std_logic;
        addr_a       : in  std_logic_vector(ADDRWIDTH - 1 downto 0);
        data_read_a  : out std_logic_vector(WIDTH - 1 downto 0);
        data_write_a : in  std_logic_vector(WIDTH - 1 downto 0);

        clk_b        : in  std_logic;
        read_b       : in  std_logic;
        write_b      : in  std_logic;
        addr_b       : in  std_logic_vector(ADDRWIDTH - 1 downto 0);
        data_read_b  : out std_logic_vector(WIDTH - 1 downto 0);
        data_write_b : in  std_logic_vector(WIDTH - 1 downto 0)
    );
end ram4;

architecture behavioral of ram4 is
begin
    process(clk_a, clk_b)
      type ram_t is array(0 to 2**ADDRWIDTH - 1) of std_logic_vector(WIDTH - 1 downto 0);
      variable store : ram_t := (others => (others => '0'));

    begin
        if rising_edge(clk_a) then
          if read_a = '1' then
            data_read_a <= store(to_integer(unsigned(addr_a)));
          end if;

          if write_a = '1' then
            store(to_integer(unsigned(addr_a))) := data_write_a;
          end if;
        end if;

        if rising_edge(clk_b) then
          if read_b = '1' then
            data_read_b <= store(to_integer(unsigned(addr_b)));
          end if;

          if write_b = '1' then
            store(to_integer(unsigned(addr_b))) := data_write_b;
          end if;
        end if;
    end process;
end behavioral;
generated by cgit v1.2.3 (git 2.25.1) at 2025-09-16 04:29:40 +0000