blob: 6a13c126bc36325b0892556e684e5ad42ed4a77f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/*
ChibiOS/RT - Copyright (C) 2006-2007 Giovanni Di Sirio.
This file is part of ChibiOS/RT.
ChibiOS/RT is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
ChibiOS/RT is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <ch.h>
#include <nvic.h>
#include "board.h"
#include "stm32_serial.h"
/*
* Early initialization code.
* This initialization is performed just after reset before BSS and DATA
* segments initialization.
*/
void hwinit0(void) {
/*
* Clocks and PLL initialization.
*/
// HSI setup.
RCC->CR = HSITRIM_RESET_BITS | CR_HSION_MASK;
while (!(RCC->CR & CR_HSIRDY_MASK))
; // Waits until HSI stable, it should already be.
// HSE setup.
RCC->CR |= CR_HSEON_MASK;
while (!(RCC->CR & CR_HSERDY_MASK))
; // Waits until HSE stable.
// PLL setup.
RCC->CFGR = PLLSRC_HSE_BITS | PLLPREBITS | PLLMULBITS;
RCC->CR |= CR_PLLON_MASK;
while (!(RCC->CR & CR_PLLRDY_MASK))
; // Waits until PLL stable.
// Clock sources.
RCC->CFGR |= HPRE_DIV1_BITS | PPRE1_DIV2_BITS | PPRE2_DIV2_BITS |
ADCPRE_DIV8_BITS | USBPREBITS | MCO_DISABLED_BITS;
/*
* Flash setup and final clock selection.
*/
FLASH->ACR = FLASHBITS; // Flash wait states depending on clock.
RCC->CFGR |= SW_PLL_BITS; // Switches on the PLL clock.
while ((RCC->CFGR & CFGR_SWS_MASK) != SWS_PLL_BITS)
;
/*
* I/O ports initialization as specified in board.h.
*/
RCC->APB2ENR = 0x0000003D; // Ports A-D enabled, AFIO enabled.
GPIOA->CRL = VAL_GPIOACRL;
GPIOA->CRH = VAL_GPIOACRH;
GPIOA->ODR = VAL_GPIOAODR;
GPIOB->CRL = VAL_GPIOBCRL;
GPIOB->CRH = VAL_GPIOBCRH;
GPIOB->ODR = VAL_GPIOBODR;
GPIOC->CRL = VAL_GPIOCCRL;
GPIOC->CRH = VAL_GPIOCCRH;
GPIOC->ODR = VAL_GPIOCODR;
GPIOD->CRL = VAL_GPIODCRL;
GPIOD->CRH = VAL_GPIODCRH;
GPIOD->ODR = VAL_GPIODODR;
}
/*
* Late initialization code.
* This initialization is performed after BSS and DATA segments initialization
* and before invoking the main() function.
*/
void hwinit1(void) {
/*
* NVIC/SCB initialization.
*/
SCB_AIRCR = AIRCR_VECTKEY | AIRCR_PRIGROUP(0x3); // PRIGROUP 4:0 (4:4).
NVICSetSystemHandlerPriority(HANDLER_SVCALL, PRIORITY_SVCALL);
NVICSetSystemHandlerPriority(HANDLER_SYSTICK, PRIORITY_SYSTICK);
NVICSetSystemHandlerPriority(HANDLER_PENDSV, PRIORITY_PENDSV);
/*
* SysTick initialization.
*/
ST_RVR = SYSCLK / (8000000 / CH_FREQUENCY) - 1;
ST_CVR = 0;
ST_CSR = ENABLE_ON_BITS | TICKINT_ENABLED_BITS | CLKSOURCE_EXT_BITS;
/*
* Other subsystems initialization.
*/
InitSerial(0xC0, 0xC0, 0xC0);
/*
* ChibiOS/RT initialization.
*/
chSysInit();
}
|
